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Abstract
Interdigitated back contact solar cells were fabricated by a process in which patterned
photoresist is jet printed directly on the wafer instead of by lithography. The patterned
photoresist is used as a barrier for phosphorous and boron implantation as well as for
contacts and metal etching. Control solar cells were fabricated by lithography in order to
compare the performance of each patterning method. It was found that some of the jet
printed photoresist films had non-uniformity issues with respect to the minimal thickness
required for implant masking. When these thin zones are not present, structures obtained
by jet printed are very similar to those obtained by lithography. With appropriate
manufacturing development this technology has been shown to be feasible for lower-cost
high volume production of solar cells.
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Chapter 1

Introduction
1.1

Solar energy
The sun is the source of energy for all the terrestrial ecosystems: any energy

available from winds, sea waves and waterfalls has its origin in sunlight. Although solar
radiation can be used directly in a clothesline or a polymer bottle disinfection system
the term “solar energy” refers to harnessing solar radiation for a generic energy supply,
in the same manner as fossil fuels or nuclear reactions are used.
When sunlight strikes a material, it can either increase the internal energy or the
chemical potential of the material. The internal energy is the total energy of the particles
that constitute the system and its increase will result only in an increase of temperature.
The material can be used as a source of heat for a suitable heat engine, such as a Stirling
engine [1]. In this manner the energy in sunlight can be used to do mechanical work,
which in turn can be transformed into electrical energy. This approach is the basis of
what is known as thermosolar technology.
In contrast, the chemical potential is the energy that is added to the system when a
particle is added and volume and entropy are kept constant [2]. Thus, an increase in
chemical potential does not increase the temperature, but the potential energy of the
constituent particles, which can then be used directly to do work. An example of this is
photosynthesis, where light drives a chemical reaction, the product of which has more
chemical potential than the original reactants.
In a solid material, the chemical potential is increased when electrons are
promoted to higher energy levels. However, if the levels are separated by less than kT
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(where k  8.617 105 eV/K is the Boltzmann constant and T is the temperature) this

potential energy is quickly converted to kinetic energy and becomes unusable. In
contrast, if the energy levels in the material are separated by more than kT , as it is the
case with the bandgap of semiconductor materials, the potential energy is maintained for
a time long enough for it to be used as a voltage supply. This approach is the basis of
photovoltaics [3].
The energy available in sunlight can be measured in terms of power density, that
is, irradiance. The Sun’s irradiance varies daily with the position of the sun in the sky,
and with atmospheric conditions. Because of this, a more practical parameter is
insolation, that is, the average irradiance received by a given surface in a given time.

Figure 1: Solar radiation spectrum
(Adapted from Robert A. Rhode, Global Warming Art Project, GNU Free Documentation
License Version 1.2)
The solar radiation spectrum resembles that of a black body at T6000 K peaking
at visible wavelengths and giving an insolation of 62106W/m2 at the surface of the sun
and 1.3103W/m2 just outside the Earth’s atmosphere. This spectrum, not affected by the
atmosphere, is called Air Mass Zero or AM0 [4] and is shown at the top of Figure 1. The
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solar radiation reaching Earth has a much modified spectrum since ozone absorbs
strongly in ultraviolet whereas water and CO2 absorb some infrared bands.
In practice, the concentrations of the absorbing components in the atmosphere
vary relative to the season of the year, the hour in a day, relative humidity and presence
of clouds. In order to compare the performance of photovoltaic cells fabricated by
different technologies, a standard atmosphere is needed. U.S. Standard Atmosphere 1976
defines the concentration of many absorbing components relative to altitude, from sea
level to 1000 km [5].

Figure 2: The available spectrum depends on zenith angle and atmospheric conditions.
Radiation absorbed by the atmosphere will not only depend on the absorbing
properties of the atmosphere but also on the distance that sunlight travels through the
atmosphere. This distance depends on the position of the sun in the sky and is
proportional to the secant of the zenith angle, as shown in Figure 2. The secant of the
zenith angle is also called the air mass index.
The position of the sun in the sky depends on the geographical latitude and on the
hour of the day. If the sun is at the zenith, the zenith angle is zero and the air mass index
is 1. The associated spectrum is referred to as AM1. The standard ASTM G173-03
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assumes a zenith angle of 48.2, which gives an air mass index of 1.5 [6]. This spectrum
can be referred to as AM1.5 and has an insolation of about 90 mW/cm2. This value is
rounded to 100 mW/cm2 and is defined as a new unit of solar insolation, the sun.
The standard ASTM G173-03 establishes two different versions of this spectrum.
Direct Normal AM1.5 assumes a collector with a field of view of 5.8, normal incidence
and light that can only come directly from the sun. Global AM1.5 assumes a flat-plate
collector, an incidence angle of 11.2 and takes account of diffuse radiation that is
scattered by the ground and the sky.

1.2

Semiconductors for photovoltaics
The reason why the carriers in semiconductors are able to keep their potential

energy for more time is the presence of a band of forbidden energies, or bandgap, larger
than kT . Metals do not have a bandgap, thus excited electrons quickly lose their energy
going continuously from one allowed state to the other. In contrast, the presence of a
bandgap in the semiconductor, oblige the carriers to lose most of their energy in a less
probable event of recombination [7].

Figure 3: Photon absorbed (a) In a metal (b) In a semiconductor
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Thus, the presence of a bandgap allows for the carriers to escape recombination
for a while. The average time that they can exist as excess carriers before they are
recombined is known as the minority carrier lifetime. In addition, the average length that
they travel before they are recombined is called the diffusion length, defined by Eq. (1)
LD  D 

(1)

where D is the diffusivity of the material and  is the lifetime. Long lifetimes and large
diffusivities are parameters of choice for a material to find use in photovoltaics. Both
diffusivities and lifetimes  and therefore diffusion lengths are altered by the presence
of dopants, contaminants or defects introduced through the process [8]. They are, in fact,
very difficult to control.
The width of the bandgap determines how much energy can be extracted from the
solar spectrum. No photon with energies lower than the bandgap can promote an electron
from the valence band to the conduction band, thus they are not absorbed by the material.
Photons with energies higher than the bandgap can excite electrons, but any energy in
excess will be lost to an increase of internal energy, leaving only an energy equal to that
of the bandgap available to the power output [9].
The solar spectral power shown in Figure 1, indicates that not all the wavelengths
are equally available in sunlight. Materials with low bandgaps are able to absorb most of
the photons in sunlight but they waste most of their energy. Materials with large
bandgaps are able to absorb the higher energy photons, but they do not make use of a
large part of the solar spectrum. Calculations have found that the optimal bandgap that
maximizes the usable energy is about 1.4 eV [9].
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Figure 4: (a) Direct transition (b) Indirect transition
Figure 3 excessively simplifies the band structure of a semiconductor. A more
precise diagram is shown in Figure 4. In any event of interaction between particles inside
a crystal, not only energy is interchanged but also crystal momentum, related to the
parameter k in Figure 4. The bandgap is determined by the energy difference between the
maximum energy in the valence band and the minimum energy in the conduction band.
In a direct semiconductor as that represented in Figure 4a, the electron can be
promoted through the bandgap without any change in crystal momentum. In an indirect
semiconductor as that represented in Figure 4b, the same promotion requires a change of
crystal momentum that makes necessary the participation of a phonon. Absorption events
are less probable and a substrate made of an indirect semiconductor must be thicker in
order to have significant absorption. Thicker substrates impose more strict requirements
to lifetimes, and also increase costs [9].
Gallium Arsenide is a direct semiconductor with a bandgap of 1.43 eV, very close
to the optimal. That makes difficult to understand why an indirect semiconductor with a
non-optimal bandgap of 1.1 eV is the material of choice for most of the photovoltaic cells
manufactured today. The reason of the predominance of silicon in the market of solar
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cells is that it is abundant and cheap, and that silicon processing is very familiar to the
microelectronics industry [9].
Most photovoltaic cells are made from crystalline silicon grown by the
Czochralski method (CZ silicon). Silicon purified by the floating zone method (FZ
silicon) is also available for high lifetime applications. The most economical choice is
cast multicrystalline silicon that is appreciably cheaper than crystalline silicon but with
only slightly lower lifetimes. Polycrystalline silicon has excessively low lifetimes, but it
is also used when a low cost is more important than a high efficiency [9].

1.3

Junction solar cells
For a solar cell to work, carrier lifetimes must be long enough for the carriers to

be collected before they recombine. Collection means that the carriers are taken away
from the place of their creation and this can be accomplished by means of an electric
field. Electric fields are naturally created in a junction, that is, the place when materials
with different electronic properties meet. Junctions can be formed by chemically different
materials as in metal-semiconductor junctions and heterojunctions, or by the same
material with a differential doping, as in pn, pin or high doping-low doping (HL)
junctions.
The most popular solar cell is based on a silicon pn junction, that is, silicon that is
doped in one side with acceptor impurities and in the other with donor impurities. The pmaterial has more holes than electrons whereas the n-material has more electrons than
holes. This difference in carrier concentration cannot be maintained and holes diffuse to
the n-side whereas electrons diffuse to the p-side. This rearrangement of carriers breaks
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the neutrality of the material and an electric field pointing from n-side to p-side that
inhibits further diffusion is created.
The magnitude of the built-in voltage (Vbi) of a pn junction is given by Eq. (2)
Vbi 

kT  N A N D 
ln 

q  ni 2 

(2)

where q is the electronic charge, ni is the intrinsic carrier concentration and NA and ND are
the doping in the p and n region respectively. At constant temperature, the built-in
voltage is also constant.
The magnitude of the built-in voltage is just right to push as many minority
carriers through the junction as majority carriers diffuse in the opposite direction. If a
voltage of the same sign as the built-in voltage (reverse polarization) is applied to the
junction more minority carriers are pushed through the junction and a small current
arises. If a voltage of the opposite sign as the built-in voltage (direct polarization) is
applied, more majority carriers can now diffuse and a large current arises. This
dependence of the conductivity on the applied voltage makes the pn-junction perfect to
be used as a rectifier device, that is, as a diode [3].
In other applications, the pn-junction is always reverse polarized and its
functioning relies only on minority carriers. For example, light that shines on a
semiconductor creates more minority carriers. If the semiconductor is a reverse polarized
pn junction, its conductivity will increase. This conductivity induced by light is called
photoconductivity. Also, if the semiconductor is a non polarized pn junction, it is possible
for the minority carriers to survive long enough for being pushed to the other side of the
junction and deliver power to a load. This is called photovoltaic effect and is the principle
underlying the solar cells [3].
8

When exposed to sunlight, solar cells are able to generate photocurrents of some
tens of milliamperes per square centimeter, thus an area in the order of hundreds of
square centimeters can provide a current in the order of amperes. The voltage output of a
solar cell is similar to the voltage drop of a direct biased diode, and is on the order of 1 V.
More convenient voltage outputs are obtained by connecting the cells into modules of
about 30, which gives standard outputs of 12 V. Modules can be interconnected to further
increase the current, the voltage, or both. A complete array of modules is called a solar
generator [3].

1.4

Solar cell physics and parameter extraction
Silicon solar cells are specialized diodes. The current characteristic of an ideal

diode is given by the well known exponential relationship

 qV  
I  I 01 exp 
  1 ,
 n1kT  


(3)

where V is the externally applied voltage, I is the current flowing through the device, I01
is the reverse saturation current, and n1 is the ideality factor, usually close to one [3]. The
ideal diode approximation assumes that all recombination events happen in the neutral
zones and that there is no recombination in the depletion zone at all. In reality, there is
recombination in the depletion zone and the associated current contributes with the
second exponential relationship shown in Eq. (4).


 qV  
 qV  
I  I 02 exp 
  1  I 01 exp 
  1
 n2 kT  
 n1kT  
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(4)

The parameter n2 is larger than n1 , usually close to two, thus the first term
becomes negligible for moderately large voltages. In this regime on the curve, Eq. (3),
obtained using the diffusion equations, is a good approximation thus it is labeled as
“diffusion regime”. For smaller voltages,

it is the second term that which can be

neglected and as the remaining term was obtained by taking account of the recombination
in the depletion zone, this regime on the curve is labeled as “recombination regime”.
Although a more logical labeling would separate both regions as “recombination only in
the neutral regions” and “recombination only in the depletion zone”, this would be
cumbersome and the shorter labeling system will be used thorough this work.

Figure 5: Equivalent circuit of a solar cell.
In this manner, I 01 and n1 are referred to as diffusion reverse saturation current
and diffusion ideality factor whereas I 02 and n2 are referred to as recombination reverse
saturation current and recombination ideality factor. An equivalent circuit for a solar cell
is shown in Figure 5. Two ideal diodes, one that accounts for the diffusion regime and
another that accounts for the recombination regime are set in parallel to a current source
driven by light [3]. Neglecting the series and shunt resistances, the current characteristic
of the solar cell would be


 qV  
 qV  
I  I sc  I 02  exp 
  1  I 01 exp 
  1
 n2 kT  
 n1kT  
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(5)

In absence of light I sc  0 and the remaining terms, identical to those in Eq. (4)
are referred to as “dark current”
When extracting the diode parameters of a solar cell, it is more convenient to plot
the logarithm of the current instead of the current itself. By neglecting the number one
and taking the logarithm of both sides of Eq. (3), the linear relationship of Eq. (6) is
obtained

ln I  ln I01 

q
V
n1kT

where q/kT=38.65 at 300 K. (6)

Figure 6: Experimental dark current characteristic of a solar cell.
By replacing I 01 and n1 by I 02 and n2 , a relationship that holds for the
recombination regime can be obtained. An experimental dark current characteristic of a
solar cell is shown in Figure 6. If a linear fit is obtained for a selected point in the
diffusion regime, a slope M and a y-intercept Y, will be produced. The diffusion ideality
factor can be found from Eq. (7)

n1 

38.65
M
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(7)

whereas the diffusion reverse saturation current can be calculated from Eq. (8)
I 01  exp(Y ) .

(8)

This procedure can be repeated for the recombination regime in order to obtain
the recombination ideality factor and the recombination reverse saturation current.
For extracting the series resistance, the current characteristic in the diffusion
regime can be modified for including the effect of the voltage drop in the series
resistance.

 q(V  RI )  
I  I 01 exp 
 .

 n1kT  

(9)

Note that in Eq. (9) the current appears in both sides of the equation. The
logarithm of the current, in dark conditions, is related linearly to the voltage and the
current as shown in Eq. (10).
ln I  ln I0 

q
q
VRI
nkT
nkT

(10)

The expression can easily be solved for the resistance R to give Eq. (11),
VR

nkT
ln( I/I0 )
q
.
I

(11)

It can be noted that the numerator in Eq. (11) is but the difference between the
voltage in the experimental curve and the voltage in the linear fit for a current I. This is
the basis for the graphic method that extracts the series resistance that is illustrated in
Figure 6.
When light is shone on solar cells, photogeneration can take place and the current
characteristic will ideally follow Eq. (5). However, if the terminals are open, there will be
no current and the voltage will be given by Eq. (12)
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(12)

which is the open circuit voltage. In contrast, if the terminals are shorted, there will be
no voltage and the current will be only the photogenerated current in Eq. (13)
I~Isc

(13)

which is also known as the short circuit current.

Figure 7: Current characteristic of a solar cell illuminated with 1.6 mW/cm2 .
Figure 7 shows an experimental curve for a solar cell exposed to light. The curve
obtained in the dark for the same cell is also shown as a visual reference. Both open
circuit voltage and short circuit current can be extracted easily from the curve by taking
the intercepts with x-axis and y-axis, respectively.
Figure 7 also shows the power curve, calculated as the product of the voltage and
the current, on which the maximum is marked. Following the vertical line downward, the
voltage that corresponds to this maximum power can be found. A similar procedure gives
the corresponding current. These are the voltage and current at the maximum power
point, Vm and I m .
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For an ideal solar cell, Vm can be found by using numerical methods for solving
Eq. (14).
 qV 
 qV
I sc  I 0  I 0  1  m  exp  m
 nkT 
 nkT


  0.


(14)

Once the voltage is found, I m can be calculated from Eq. (15).

 qV 
I m  I sc  I 0 exp  m 
 kT 

(15)

The working efficiency of a solar cell depends on the load, thus what is reported
is the maximum efficiency, calculated from Eq. (16)



I mVm
Plight

(16)

It is possible to have excellent values for open circuit voltage and short circuit
current but not a good power output. The parameter that accounts for this is called fill
factor and is calculated from Eq. (17)
FF 

I mVm
I scVoc

(17)

All these formulas and parameters will be used to characterize the solar cells
fabricated in this work.
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Chapter 2

Patterning technologies
2.1

Photolithography
The photolithography process starts with a mask, a glass plate with a film of

patterned chromium. The mask is used in conjunction with photoresist, a special material
that changes its solubility properties when exposed to radiation. A volume of liquid
photoresist is applied to the substrate, which is then typically spin-coated to create a
uniform layer on the round wafers used in microelectronics processing. Photoresist dries
when the solvent to which is combined volatilizes, and this is promoted by means of a
heating step.

Figure 8: Photolithography (a) Exposition (b) Etching (c) Stripping (d) Implant
Once photoresist is on the substrate, ultraviolet radiation is shone through the
mask, as shown in Figure 8a. Those parts of the photoresist that are exposed to radiation
15

become more soluble. This transfers the pattern on the mask to a solubility pattern on the
photoresist forming a latent image. The pattern becomes physical when the developer, a
substance only able to dissolve the exposed photoresist, is applied.
The pattern on the photoresist can be directly transferred to a pattern of doping in
the wafer if the photoresist is used as a barrier for ion implantation. In contrast, when
doping is made by diffusion, the pattern has to be transferred to an underlying silicon
dioxide layer, because this layer can serve as a barrier for diffusion at high temperatures
(>800C) whereas organic photoresist cannot. The pattern transfer is accomplished by
using the photoresist as a barrier for wet etching the oxide with hydrofluoric acid, as
shown in Figure 8b. Photoresist is then stripped using solvents or plasma processes,
leaving only the patterned silicon dioxide layer that can then be used as a barrier for ion
implantation, as shown in Figure 8d.
Lithography is a very old technology, with more than one thousand years of
history. The version based on photoresist is much more recent and is used extensively by
the printing industry. Its introduction to modern integrated circuits processing goes back
to fifty years and pushed the technology to a much higher degree of sophistication that
nowadays allows patterning of features in the order of nanometers. However, a major
limitation of lithography for the production of large devices like the solar cells is the
prohibitive costs of the tools.

2.2

Screen printing
Another old technology that is still used nowadays is screen printing, its most

salient application being the printing of T-shirts and mugs. Before the invention of the
integrated circuit, screen printing was used for the direct fabrication of discrete
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components on a ceramic board [10]. Although superseded by lithography for device
fabrication, screen printing has kept many applications in electronics, for example, the
printing of the solder paste in the Surface Mounting of electronic components on copper
printed circuit boards.

Figure 9: Screen printing. Mesh, stencil and screen.
Electronic screen printing starts with a wire mesh of stainless steel. The desired
pattern must be drawn as a stencil. The stencil is placed on top of the mesh while a liquid
emulsion of polyvinyl acetate is poured onto it. When the emulsion dries, a mesh with
some parts blocked and some parts unblocked is obtained. This is called a screen. A
comparison between mesh, stencil and screen is shown in Figure 9.

Figure 10: Screen printing steps.
The screen is then placed on top of the substrate to start the printing process. A
paste composed of particles of the base material, an organic binder and a volatile solvent,
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is applied onto the screen and a squeegee is used to force the paste through the unblocked
portions. Then, a thermal process called firing is done in order to burn off the organic
binder and sinter the particles into a continuous mass [11]. This process is schematized in
Figure 10.

2.3

Jet printing
Jet printing is a modern technology only made possible by the advancements of

electronic control. A head consisting of a row of nozzles is scanned along the substrate
and the firing of each nozzle, which produces a liquid droplet, is controlled electronically
to form the desired pattern. In this technology, the need for a physical pattern, like the
stencil or mask, is eliminated and the pattern can simply be drawn in the computer, where
software transforms it into a set of instructions for the nozzles [12].

Figure 11: Formation of a rectangular pattern drop by drop.
The diagonal connects the drops fired at the same time. In the time t1 only one nozzle is
fired, in the time t2 two nozzles are fired and so on.
In early systems, printers produced a continuous series of drops that were
deflected electrostatically when not needed, which was known as continuous jet. The
modern systems on which office inkjet printers rely are known as drop-on-demand
(DOD), because the drops are only created if needed. Most office printers use a thermal
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method to fire the nozzles, but the industrial printers use a piezoelectric method because
it allows for the printing of a wider variety of fluids [13].
The requirement for a jettable fluid is one of the most important limitations of this
technology. The fluid must have a viscosity low enough as to pass through the nozzles,
but immediately after printed, its viscosity must be high enough for staying on the
substrate. This can be accomplished by combining the material with a suitable solvent,
although to find the right one could be a thesis topic all by itself.
Photoresist is ideal for being jetted because the requirements for jet printing are
similar to those for spinning onto a substrate. Moreover, once the pattern is on the
photoresist, it can be transferred to other layers using the same doping or etching
techniques that are used in lithography. In fact, the properties of photoresist as a barrier
for implantation or wet etching have been widely studied in the integrated circuit
industry. Furthermore, the components of the photoresist formulation that make it
photosensitive are those which drive up its cost to about $800 dollars per liter. If jet
printing is going to be used these components can be omitted driven down the cost to less
than $100 dollars per liter.
Finally, high volume jet printers, which can print hundred of pages per minute are
already available. If a jet printing process for the fabrication of low-cost solar cells is
demonstrated, it can be easily transferred to industry as a very high throughput process if
high-speed equipment is acquired.
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Chapter 3

Fabrication of solar cells
3.1

The conventional solar cell
In simple terms, a conventional solar cell is but a pn junction with a cross section

area large enough as to collect an appreciable solar irradiance. An industrial trend has
been the increase of this area, which have changed from 100 cm2 to 200 cm2 and even
more [14]. However, it is difficult to keep the production yield high when manufacturing
large substrates because of the higher probability for each device of experiencing a defect
[15].

Figure 12: Conventional solar cell.
The voltage output of a solar cell is saturated at a value close to the built-in
voltage [16-18], on the order of 1 V and, from Eq. (2), that means that high doping levels
favor high voltage outputs. However, high doping levels also reduce carrier lifetimes and
therefore only one side of the junction, the emitter, can be highly doped. The emitter must
be doped high enough as to compensate the fact that the other side, the base, is only
lightly doped.
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As most of the light absorbed in the high-doped emitter generates electron-hole
pairs that are quickly lost due to recombination, the emitter must be very thin. As most of
the power comes from the carriers generated in the low-doped base, it must be as thick as
possible. As most absorption happens close to the surface that faces the sun (front side),
the distance that separates the carriers from the junction is less if the emitter is in the
front (see Figure 12). Since a p-type base is selected to take advantage of the more
diffusive electrons, the emitter must be n-type to complete the junction.
Although the emitter is thin, it is so close to the front side that many carriers will
be absorbed there. The recombination of these carriers can be minimized by changing the
n+ emitter to an n+-n emitter. This HL junction or front surface field provides a built-in
electric field that will drive the carriers away from the highly doped surface and into the
bulk where they will have larger lifetimes [19].
Because of the termination of the periodical structure, recombination at any of the
surfaces of the silicon substrate is different than in the bulk. The unfulfilled silicon bonds
or dangling bonds give place to additional recombination centers that increase the
recombination rate as compared to the bulk. Surface recombination is usually
characterized by a recombination velocity. The minority carriers recombine at the
surface, creating a concentration gradient between bulk and surface. Thus, a diffusion
current arises, which takes more bulk minority carriers to the surface where they will also
recombine.
Dangling bonds can be greatly reduced by bonding them to oxygen through the
growth or deposition of an oxide layer [20]. This is called passivation. In order to
effectively reduce recombination, all surfaces must be passivated. In order to drive

21

carriers away from the back surface, another HL junction can be created on it, which is
called a back surface field.
Minimizing recombination helps to make good use of any minority carrier
generated by light. However, carrier generation requires that light is absorbed and silicon
is, as a matter of fact, a highly reflective material. In order to improve efficiency, an
antireflective coating (ARC) must be used. If nSi and nair are the refractive indices of
silicon and air, respectively and  is an average wavelength of light, then the refractive
index nARC and the thickness of the ARC can be found from Eq. (18)
nARC  nSi nair

t


4nARC

(18)

After replacing the numerical values, the optimum refractive index for the ARC
happens to be 1.95. [19], whereas the thickness is in the order of 100 nm. A wide variety
of materials can be used as SiO2, TiO2, ZnS and MgF2 both as a single layer or as a
combination of several layers [21-22]. Silicon nitride containing hydrogen or SiNx:H is
very practical because, in addition to work as an ARC, it can also passivate the silicon
surface [23].
Reflection can also be reduced by means of texturing. If a surface of (100)
crystalline silicon is etched in sodium hydroxide, the different etching rates for the
directions <100> and <111>, result in a pattern of small pyramids, like those shown in
Figure 13a.

Figure 13b shows how these pyramids reflect light laterally to a new

opportunity of being absorbed by the material [24]. The same process can be done in
polycrystalline silicon, but the random orientation of the pyramids is less efficient to trap
the reflected light.
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Figure 13: Solar cell (a) Textured front (b) Light reflection .
In order to connect the cell to the external load, metal contacts must be made to
both emitter and base. In a conventional solar cell, the base contact covers the entire
surface that does not face the sun (back side). In contrast, the emitter contact needs to
have a fingered structure for not blocking all the light coming into the front side, as seen
in Figure 12.
Thinner fingers would increase the absorption area, but they would also have
higher resistance, increasing the ohmic losses and reducing the voltage output. On the
contrary, thicker fingers would have low resistances but they would shadow more of the
front surface, reducing the short circuit current. Another option to increase the crosssection of the fingers is to make them high, but that would impose stresses that would
tend to break the wafers, specially the thin wafers that are used nowadays.

3.2

Fabrication of conventional solar cells
The process of sawing wafers from ingots causes damage on their surface [9].

This damage produces recombination centers that would reduce the efficiency of the solar
cell. The first step in the fabrication of a solar cell is, therefore, to remove this damage.
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This can be accomplished through an alkaline solution more concentrated than that used
for texturing. Cleaning, texturing and saw damage removal are often done together [25].
Then, the emitter in the front side must be formed by diffusion. A spin-on
phosphosilicate glass can be used to form a n+ diffusion on the p-type wafer. Although a
high doping is desired for having a high open circuit voltage and a low contribution of the
emitter to series resistance, this high doping also makes the carriers generated in this
region recombine immediately and be lost. The dopants will diffuse on the front side of
the wafer but also on its edges. The step in which the edges are etched or cut by laser to
avoid electric contact between front and back side is called edge isolation. Next, a silicon
nitride layer rich in hydrogen that passivates the surface and serves as an antireflective
coating is formed by Chemical Vapor Deposition (CVD) [25].
Fingers in the front side are patterned by screen printing using a silver paste. The
metal in the back side is screen printed using an aluminum paste. Aluminum is chosen
because it can diffuse forming a p+ layer, which serves as back surface field. However,
aluminum is not good for soldering and therefore an aluminum/silver paste is used to
screen print busbars onto the aluminum, which can be used as solder pads. Finally, firing
is done at the same time for all the pastes. In firing, the silver fingers in the front
penetrate through the silicon nitride layer and contact the emitter diffusion [25].

3.3

Improvements to the conventional solar cell
In the conventional solar cell, only the fingers and busbars need patterning and the

rest of the steps are blanket processes. In particular, the emitter has the same high doping
all across the front surface, in spite of the high doping only being useful in the regions
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covered by the fingers. The rest of the surface would be better with a low doping that
increased the lifetime of the carriers absorbed there.
Having a differentiated doping in those two regions is termed as selective emitter.
An approach to form a selective emitter is the buried contact solar cell. The first
diffusion only gives a light doping and after the silicon nitride is deposited, grooves are
formed using a laser. A second diffusion gives a high doping to the silicon that is exposed
inside the grooves. The grooves are filled with metal by electroless plating forming high
fingers with a large cross section. In this manner the series resistance is kept low while
also increasing the photon absorption [25].
One of the most important limitations of the conventional solar cell is the trade off
between series resistance and shadowing caused by the fingers in the front surface, as
discussed in Section 3.1. However, this is not the only problem caused by the contacts in
the front side. Solar cells must be interconnected into modules, with all their front
surfaces facing the sun. The cumbersome process of soldering pads into the back contact
of one cell that connect it to the front of the other is better done manually, in spite of
automatization being a more cost-effective and desirable option.
In an attempt of simplifying cell to cell interconnection, holes through the cells
has been used to electrically contact the front and the back side and place part of either
the emitter contact or the emitter diffusion in the back. These approaches are known as
Metal Wrap-through (MWT) and Emitter Wrap-through (EWT) respectively [26].
However, holes are not needed if both the emitter contact and the emitter are on the
back, leaving the front side free of any shadowing. Since the best manner to make both
contacts to share the area in the back side is using an interdigitated pattern, such a cell is
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known as an interdigitated back contact (IBC) solar cell [26-27], like that seen in Figure
14b.

Figure 14: (a) Conventional solar cell. (b) Interdigitated Back Contact Solar Cell

3.4

The interdigitated back contact (IBC) solar cell
IBC solar cells were first developed as an alternative for use under concentrated

sunlight [28-31], application in which a low series resistance is critical. With the fingers
in the back, they can be as thick as desired and this will not reduce the absorbing area of
the front at all. As the emitter is also in the back, its doping can also be made as high as
possible without reducing the lifetime of the carriers generated close to the front surface.
The most obvious limitation of IBC solar cells is that once the carriers are
absorbed in the front side they must travel all the way through the back side. Most of
them are going to recombine unless the bulk carrier lifetimes are kept very high. High
quality substrates are in fact available, but in order to maintain the carrier lifetimes high,
IBC solar cells must be fabricated in stricter clean room conditions.
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IBC solar cells also need a relatively complex fabrication process that involves
more patterning. Early approaches used lithography, like the back side point-contact
solar cell [32-33], which required the patterning of a checker board of contacts and two
levels of metal. Although first optimized for working under high irradiance
concentrations, IBC solar cells soon proved an efficiency greater than 20% under only 1
sun [34]. The first manufacturable product was obtained by Sunpower Corporation and
sold to Honda for use in the car that won the 93 World Solar Challenge [14].
Although Sunpower continued supplying high efficiency solar cells for
application in car races [35], it was obvious that for offering a competitive alternative to
fossil fuels, the product had to have a cost reduction. Sunpower did this by simplifying
the process. The number of lithography levels was reduced using self-alignment
techniques and finally reduced to zero when diffusion doping was replaced by screen
printing of a paste containing the dopants [36-37]. Sunpower is not giving details of its
processes anymore . Other groups researching on IBC solar cells still use lithography [38]
IBC solar cells are fabricated from n-type substrates because holes, in spite of its
lower diffusivity, are less sensitive to common impurities like iron [8]. A typical
fabrication process starts with saw damage removal and texturing of the front side,
followed by deposition of the passivation/antireflective silicon layer. The n+ back surface
field is formed by lithography or screen printing and then the p+ junction is formed in the
same manner. An oxide is grown and contact holes are etched for both the n+ and the p+
region. Finally, metal fingers are also patterned.
Some research has been done in the use of ion implantation for the fabrication of
solar cells [39]. Ion implantation has been done through a stencil mask for obtaining a
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selective emitter like that described in Section 3.3 [40]. In contrast with diffusion,
implantation does not need an oxide layer because it can be masked very effectively by
photoresist. Photoresist is typically patterned by lithography but, if combined with a
solvent, it can be printed directly onto the wafer using a jet printer [41].
This is the approach that is going to be used in this work. Nowadays, both ion
implantation and jet printing are being actively developed. In chain ion implanters several
successive steps can be made, even if a change of species is needed. Jet printers that can
print 94 m2 per hour are already available [42]. Such printers would be able to print a
whole 6’’ wafer in less than one second. When cells of the same efficiency can be
fabricated with a much higher throughput, the result is a reduction in the cost per kilowatt
that can turn them into a competitive option.

3.5

Thesis statement
Interdigitated back contact solar cells are to be fabricated by a process in which

patterned photoresist is jet printed directly onto the wafer instead of by lithography. The
patterned photoresist is used as a barrier for phosphorous and boron implantation as
well as for contacts and metal etching. Control solar cells are to be fabricated by
lithography in order to compare the performance of each patterning method. Structures
obtained by jet printing are intended to be very similar to those obtained by lithography.
It is believed that with appropriate manufacturing development this technology will be
shown to be feasible for lower cost high volume production of solar cells.
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Chapter 4

Dimatix jet printer
4.1

Introduction
Dimatix DMP-2800 ® is a piezoelectric drop-on-demand jet printer intended for

research and development applications. It can print patterns on an area of 200mm 
300mm on substrates as large as 811 inches and 25 mm thick. The substrate is secured
by a vacuum platen adjustable from room temperature up to 60C.
A wide variety of fluids can be used, which are filled into a disposable cartridge,
after filtering out particles larger than 0.2 m. Fluids must have a low evaporation rate, a
surface tension between 28 and 33 dynes/cm and a viscosity between 10-12 cPs.
Nevertheless, many more fluids can be conditioned by adding a humectant, a surfactant,
or by increasing the nozzle temperature, which can take them to the correct range of
properties [43].

Figure 15: Manual setting of the y-drop spacing.
The drop characteristics can be controlled by editing the waveform applied to the
piezo jetting device while observing the drops through a camera. There are 15 nozzles
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from which the consecutive set that will perform the printing must be selected. The
separation between nozzles is 254 m and thus, in order to obtain lines with smaller yspacing, the whole cartridge must be physically set at an angle as shown in Figure 15.
The software must be fed with this angle in order to set the x-spacing correctly.
The pattern to be printed is set by the user through the software editor as a
combination of rectangular shapes. The user can also import designs (shapes) from other
layout software. If the diameter of the expected spot printed by the drop on the surface
(drop diameter) is fed into the editor, a preview of the drop distribution is provided,
similar to that in Figure 16. The selected dimensions for the rectangle are those going
from center to center of the corner drops. This approach means that the real pattern must
be expected to be spread a half drop diameter at each boundary.

Figure 16: Drop patterns
(a) Line with overlap (b) Drops just touching each other (c) Drops separated from each
other (d) Drop diameter measurement.
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In order to completely cover the line with fluid, there must be some drop overlap
and therefore, the drop spacing must be selected smaller than the drop diameter, as shown
in Figure 16a. If there is no overlap, the line will not be continuously covered over the
printing area, as shown in Figure 16b and 16c. In contrast, measurements of the drop
diameter require a pattern with very large drop spacing, as shown in Figure 16d. The
maximum drop spacing of 254 m is normally used.
Dimatix provides a routine for aligning a spot on the pattern to a reference spot on
the substrate with a precision of ±20 m. Dimatix also provides substrate rotation
capabilities that are used for horizontal alignment of two spots located on the substrate.
Since nozzles have some stability issues when starting to print, a leader bar must be
printed before starting the required pattern. The software allows the user to set the length
of the leader bar and how much separation from the start of the pattern the leader bar will
have.

Figure 17: Definitions of drop row, pass and line.
The consecutive drops printed by the same nozzle will be referred to as a drop
row. Since only N consecutive nozzles are available, only N drop rows can be printed in a
single trip of the print head across the substrate and they will be referred as one pass. The
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pattern to be printed, the line, can require several passes to be completed. The difference
between drop row, pass and line is illustrated in Figure 17.
The number of drop rows NL required to print a line can be calculated from the
line width L, and the drop spacing DS by Eq. (19)
N L  ( L / DS )  1

(19)

The number of drop rows that will be skipped in order to create a space with
width S is given by Eq. (20).
N S  ( S / DS )  1

(20)

From Eqs. (19) and (20) the total number of drop rows can be calculated by Eq.
21.
N L  N S  ( L  S ) / DS  P / DS

(21)

where P  L  S is the pitch.

Figure 18: Printing of lines and space by jet printer.

4.2

Printing results
Several fluids were tested; due to limited time to complete the project, an

exhaustive study of different materials was not done. Positive photoresist 1813 thinned
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with 1-methoxy-2-propanol was the only one that gave good results. The mix consisting
of 4 parts of photoresist and 1 part of solvent was called PR 5:1 whereas that consisting
of 2 parts of photoresist and 1 part of solvent was called PR 3:1. Although the results of
successful printings were similar, the use of PR 3:1 reduced incidents related to
malfunctioning nozzles, and thus it was selected for doing the tests described as follows.

Figure 19: Alignment of a 12 cm line over an implanted line on the wafer.
The first printings were done on a 6’’ Si wafer which already had macro and
microscopically visible parallel lines made by implant damage. The first efforts consisted
of printing lines perfectly aligned with those implanted lines. The software procedure for
setting a printing origin reference was used with very good results. At first, the software
procedure for alignment was not well understood thus the lines shown in Figure 19 were
aligned manually. However, it was found later that the alignment by software was easy to
do and gave lines of exactly the same quality.
The principal problem found was that some nozzles clogged during the printing,
leading to missing lines that deformed the printed pattern. This was eventually solved by
programming a cleaning cycle that the printer should do after several lines were finished.
The exact timing of these cleaning cycles depended on the state of the nozzles and the
cartridge and the length of the lines to be printed. The repeated cleaning cycles consumed
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a lot of fluid, but were able to guarantee large area printings with practically no clogging
incidents.
Fresh 4’’ bare Silicon wafers were then used and it was found that the quality of
the printing was much lower. Several treatments were attempted: RCA clean, priming
over the native oxide and hard ashing in the Branson Asher. The best adhesion to the
substrate, drop diameter uniformity and line quality was found for the hard ashed
substrates as shown in Figure 20b. After the wafers were implanted and went to a second
level printing, it was found that the quality of the printing was similar to that observed
previously with the 6’’ Si wafers.

Figure 20: Substrate treatments (a) Priming on the native oxide (b) Hard ashing
Once control of the position and alignment of the pattern was acquired, the main
concern became the difference between the pattern preview and the actual pattern printed
on the wafer. Ideally, the pattern will be spread by half drop diameter at the top and half a
drop diameter at the bottom, but the results are significantly different from that ideal
situation.
In Figure 21, all the lines were printed using the same printing origin thus it is
possible to rule out that the cause of the discrepancies is an offset in the origin. It can also
34

be verified that often the additional top and bottom line spreads are much larger than the
drop diameter, which could not be explained by an offset. Several effects were found that
were related to these discrepancies.

Figure 21: Top and bottom spread of two independent sets of five lines.
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One of these effects stems from the fact that because of drop overlap, some drops
are not printed on bare silicon but at least partially printed on other fresh, undried drops.
In order to investigate this, the shape left by the consolidation of two, three and four
consecutive drops was measured. It can be seen in Figure 22 that the width of the shape
for more than one drop is larger and that it seems to tend to a constant value. Because of
this, a multidrop test is more convenient to predict the line spread that the single drop
diameter test suggested by Dimatix.

Figure 22: Shape formed by one drop, two drops, three drops and four drops.
Another similar effect is caused by the overlap between passes. In ideal
circumstances this overlap should not be larger than the overlap between drop rows
belonging to the same pass. However, if the bottom spread of the previous pass is larger
than expected because an unrelated effect, the first line of the second pass will be printed
almost completely on fluid, which will have had some time to dry. It was found that when
this happens, the top spread of the second pass is larger than usual.
The most salient result of the overlap between passes is the material accumulation
that can be observed between passes in Figure 23. Depending on the position of the line
on the pattern, these accumulations can happen at different positions, as can be seen in
Figure 21. Therefore, lines that are exactly the same in the pattern stored in the computer
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will be different when printed, which is not desirable. A careful design could avoid such
a situation.

Figure 23: Pass overlap.
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Chapter 5

Work planning
5.1

Design of patterns
There are three dimensions relevant to the design of jet printed patterns: drop

diameter, maximum line spread and drop spacing. Drop diameter is the minimum feature
that can be printed. However, when printing more than one drop, lines spread more than
the drop diameter as can be seen in Figures 21 and 22. Therefore, the expected error must
be estimated from the maximum line spread. The pattern editor sets all features as integer
multiples of the drop spacing. In order to keep consistency, the line spread should also be
approximated as an integer multiple of the drop spacing.
The number of drop rows in a pitch can be calculated from Eq. (21). If this
number is chosen to be an integer multiple of the number of active nozzles then the
nozzle used to print the top of any line will always be the first active nozzle. In this
manner, lines that are identical in the pattern will also be identical when printed, and
troubleshooting will be much easier.
The number of drops rows in a line can be calculated from Eq. (19). This number
was also chosen to be an integer multiple of the number of nozzles. In this manner, all
lines are printed with an integer number of passes and the bottom of any line is always
printed by the last active nozzle. Forcefully, the number of drop rows in a space will also
be an integer multiple of the number of nozzles. Therefore, when printing the entire
pattern, any pass will use either all the active nozzles or none.
For the jet printing process the number of active nozzles was set to 4, and the drop
spacing to 40m. The line spread was predicted to be about 80m, or two drop spacings.
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Since there will be spread at the top and the bottom, the total increase in the width of a
line, or total spread, will be 160m.

Figure 24: Design of pitch, line and space for a finger in Level 1 pattern.
Figure 24 shows a typical finger of the Level 1 patterns. From Eq. (19) a line of
1240 m is printed by 32 drop rows or 8 passes. From Eq. (20) a space of 680 m is
created by skipping 16 drop rows or 4 passes. From Eq. (21) the pitch of 1920m covers
48 drop spacings or 12 passes. Because of spread, lines are expected to be 1400 m in
width, and spaces 520 m in width.
Because the real line spread cannot be known for sure, the fingers in the
lithography masks for these levels were drawn in four types. Type 1 cells are identical to
those in Dimatix patterns. As for Type 2, 3 and 4, line spreads of 40, 80 and 120 m, or
total spreads of 80, 160 and 240 m were assumed, and fingers reduced consequently.
Table 1 shows the width of the fingers for each cell type.
Clear fingers width (m)
Contact holes square side (m)
680
360
Type 1 (column 3)
600
280
Type 2 (column 4)
520
200
Type 3 (column 1)
440
120
Type 4 (column 2)
Table 1: Different types of cells in the lithography masks.

The Level 3 pattern has the smallest features, the contact holes. The predicted line
spread was 80m, giving a total spread of 160m. However, if the line spread were
underestimated, the holes could be covered by photoresist and disappear. Thus, a
maximum line spread of 120m, with a total spread of 240m was assumed. If the
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contact holes had to be squares of at least 100m side, they should be drawn as squares
of at least 340m side. Holes are spaces in the print and Eq. (20) shows that 360m will
make them equivalent to two passes.
In the photolithography mask, this level was also drawn in three types that
assumed the same spreads as the previous levels. The side of the square for each type is
shown in Table 1.
The Level 4 patterning for the jet printed cells had been planned to be done by
screen printing. The pattern would be cut in a Mylar film and no further design
considerations were done. In the lithography mask, line spreads were not taken into
account and therefore, all the cells were drawn identical for this level.

Figure 25: Composite patterns for the large IBC solar cell (millimeters).
Figures 25 and 26 show the dimensions of the jet printed patterns in millimeters.
A leader bar of 2 mm separated from the pattern by 1mm is included. Large cells are
15.84 mm  15.96 mm, medium 11.76 mm  11.48 mm and small 9.72 mm  9.56 mm,
with areas of 2.53 cm2, 1.35 cm2 and 0.93 cm2 respectively.

Although we would

ultimately like to create large single cells of 4” 4” or 6”  6”, for this research study it
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was determined that having multiple smaller cells per wafer would provide more
information and reduce wafer costs.

Figure 26: Composite patterns for the medium and small IBC solar cells (millimeters).

5.2

Photolithography zero
Since printing a whole wafer with unpatterned photoresist would consume time

unnecessarily, a preliminar step was planned in which windows were etched through a
silicon dioxide layer to act as an isolating border around individual cells. This convenient
step is referred to as photolithography zero and it is not essential to the process: filling the
entire wafer with solar cells patterns can also be done. Because the windows are large, a
transparency can be used instead of a mask.

Figure 27: (a) Transparency for lithography zero. (b) Mask layout
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Windows of the three sizes shown in Figure 25 and 26 with the same positions as
those in the mask layout were drawn as a Microsoft Paint file and then inserted into a
Microsoft Word file. Then, the transparency shown in Figure 27a was printed on 3M
Transparency Film for Ink Jet Printers CG3480 using an HP DeskJet 5600 Printer.
Following Properties/Advanced in the printer menu, Ink Volume was set to Heavy.

5.3

Minimum thickness for masking implanted impurities
The thickness of the spin coated photoresist used in photolithography is controlled

by the spin speed and the typical value of 1m is more than enough for masking both
phosphorous and boron ion implants at the typical energies required.
However, the process of printing photoresist gives different results that makes the
exact masking thickness more critical. Specifically, when the photoresist is diluted to
enable it to be jet printed it gets much thinner in some areas of the patterns. Therefore,
Silvaco Athena simulations were run in order to estimate the minimum thickness required
for masking an implantation of a dose of 21015 cm-2 at 40 keV both for phosphorous and
boron. The resistivity of the wafers was measured to be about 8 -cm, equivalent to a
concentration of about 51014 cm-3, thus these values were used in the simulations.
Figure 28a shows that 4000 Å of photoresist will be enough for masking
phosphorous. In contrast, the masking of boron requires 7000 Å, as can be seen in Figure
28b. These values could be reduced if the energy of the implant is reduced. However, the
minimum energy possible with Varian 350D ion implanter is 33 keV, which would not
reduce these values significantly. The simulated sheet resistances for the phosphorous
and boron implants are 98 / and 53 / respectively.
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Figure 28: Silvaco Athena simulations (a) Mask of phosphorous (b) Mask of boron.

5.4

Process flow

The process flow used for fabricating the solar cells is shown in Figure 29.

Figure 29: Process flow for the fabrication of IBC solar cells

43

Chapter 6

Results
6.1

Processing results
The starting material were ten n-type 6’’ silicon wafers with a resistivity of 8 -

cm. Wafers for the jet printing process were labeled LD1, LD2, LD3, LD4, LD5 whereas
wafers for the lithography process were labeled LL1, LL2, LL3, LL4, LL5. The first L is
a dummy letter assigned to all wafers in this process whereas D and the second L stand
for “Dimatix” and “Lithography.”.
Lithographic
Non lithographic
---------------------------------------------------- Thermal wet oxide 5000 Å, 45 minutes,
------------------------------------------------1100C, Bruce Furnace, Recipe 353
-------------------------------------------------Lithography Transparency
Table 2: Formation of windows in the LD wafers.

After all wafers went to RCA clean, LD wafers had 5000 Å of wet oxide grown
using Recipe 353 (1100C, 45 min) in a dedicated oxidation tube. They were coated on a
SSI track, exposed using a Karl Suss Mask Aligner MA150 with a dose of 180 mJ/cm2
and developed manually.

Figure 30: Photolithography zero. (a) Alignment mark (b) Top-left corner.
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The use of a transparency instead of a mask made the edges of the windows in the
oxide wavy. Since the patterns shown in Figures 25 and 26 would fail at covering the
exposed regions, a ribbon was added around them, as shown in Figure 31. A width of 320
m was selected because it adds 8 drop rows or 2 passes to the beginning of the print,
leaving the manner in which the rest of the pattern is printed without alteration (see
Section 4.1). Because of this modification, the print origin had to be set 320m higher
than the top-left corner of the alignment mark.

Figure 31: A ribbon was added around the patterns to cover the wavy edges.
Lithographic
Photoresist spinning
Lithography Mask 1

Non lithographic
Photoresist printing Pattern 1

Phosphorus implant 40keV 21015 cm-2
Resist removal by oxygen plasma
Table 3: Steps for phosphorous implant.
Mask 1 was used on LL wafers that were exposed in a Karl Suss Mask Aligner
MA150 with a dose of 120 mJ/cm2. Coating and developing were done in a SSI track.
Level 1 pattern was printed on the LD wafers using the DMP2800 printer. It was found
that the profiles of the printed photoresist were non uniform and that some regions were
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too thin to mask the phosphorous implant. Several strategies were used to increase both
uniformity and minimum thickness. Those are discussed in Section 6.4.

Figure 32: Top-left corner of the level 1 pattern seen through the Dimatix camera.
LD wafers went to a hard bake of 60 seconds at 140 C before implantation. A
dose of 21015 cm-2 P31 ions were implanted at a voltage of 40keV using a Varian 350 D
ion implanter. The implantation left a damage that was macroscopically visible for all the
wafers. LL wafers had very well defined fingers whereas even the best fingers in LD
wafers looked a little wavy.

Figure 33: (a) Phosphorous implant. (b) Silvaco Athena simulation.
Sheet resistance (n+) is 98/
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Even as measures were taken to increase the thickness of the printed patterns,
close inspection of the implant damage made obvious that there were still zones that
where excessively thin and failed to do the masking, as can be seen in Figure 34.

Figure 34: Phosphorous masking defects (a) Spots (b) Lines.
Damage caused by mechanical abrasion can be seen inside the rectangle.
In the thinnest zones where the implant had penetrated, photoresist resisted to be
stripped either by plasma or by chemicals. Mechanical abrasion was used from which
visual damage resulted. This damage could potentially cause recombination centers that
would affect the performance of the solar cells. However, it was felt that only a
moderately number of cells would be affected and that if some jet printed devices
matched the performance of the devices patterned by lithography, that would be enough
to confirm the original thesis. Therefore, instead of scrapping the LD wafers and starting
again, their processing was continued. The consequences of this incident are discussed in
Section 8.1.
Lithographic
Photoresist spinning
Lithography Mask 2

Non lithographic
Photoresist printing Pattern 2

Boron implant 40keV 21015 cm-2
Resist removal by oxygen plasma
Table 4: Steps for boron implant
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Figure 35: (a) Boron implant (b) Silvaco Athena simulation.
Junction depth (p+n) is 0.582 m and sheet resistance (p+) is 52/
Mask 2 was used on LL wafers that were exposed in a Karl Suss Mask Aligner
MA150 with a dose of 140 mJ/cm2. The alignment mark on Mask 2 was revealed to be
too small as to be located at sight and that made the alignment procedure unnecessarily
difficult. However, after the marks were found with a microscope, the alignment was
successfully done. In the printing of Pattern 2 on LD wafers by DMP2800 printer, new
printing strategies were tried because those used before had not worked well and boron
needed an even thicker layer to be effectively masked.
In the search for faster printings, a feature of Dimatix that allows for the printing
of several repetitions of the same pattern was used. Because the first level had not been
printed in this manner, it was not possible to repeat the single pattern four times. Instead,
it was necessary to draw manually a double pattern that was then repeated two times. In
spite of this problem, the printing time was still reduced by a factor of four.

Figure 36: Boron masking defects (a) Spot (b) Line
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After hardbake of LD wafers, a dose of 21015 cm-2 B11 ions were implanted at a
voltage of 40keV using a Varian 350D ion implanter. There was no damage visible by
sight on the wafers and assessing the effectiveness of the printed photoresist for masking
boron was not possible at this point. Nevertheless, after the thermal oxide was grown in
the next step, the boron implant damage became visible and it was revealed that the new
printing strategies had only changed the position of the thin zones but did not eliminate
them. The fingers in the LL wafers were as well defined as in the previous level.
Lithographic
Non lithographic
Thermal wet oxide 2200 Å, 10 minutes, 1100C Bruce Furnace Recipe 124
Photoresist spinning
Photoresist printing Pattern 3
Lithography Mask 3
HF etching
Table 5: Steps for the formation of the contact holes.

Figure 37: (a) Contact holes (b) Silvaco Athena simulation.
Oxide thickness 2500 Å. Junction depth (p+n) is 1.216m. Sheet resistance for
phosphorous and boron implant are 112/ and 81/ respectively.
Then, all wafers were grown 2200 Å of wet oxide using a modified version of
Recipe 353, labeled Recipe 124 (1100C, 10 min) in a dedicated oxidation tube. Mask 3
was used on LL wafers and exposition was done in a Karl Suss Mask Aligner MA150
with a dose of 140 mJ/cm2, as before. Because photoresist does not need too much
thickness for masking HF, Pattern 3 was printed on LD wafers using the DMP2800
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printer without giving consideration to the problems found in previous levels. The total
line spread was very close to the predicted value of 160m making the contact holes
squares of about 200 m side. The hard bake of LD wafers was skipped by mistake
without apparent consequences.

Figure 38: Contact holes in Pattern 3.
Then, all wafers were etched in 5.2:1 Buffered Oxide Etch (BOE) for 150
seconds, after which, photoresist was stripped using oxygen plasma. Images of the etched
contact holes obtained by lithography and jet printing are shown side by side in Figure
39. A cell of Type 3 was chosen because their contact holes match the size of the contact
holes of the jet printed wafers. The fingers are a little wider on the LD wafer and match
better the fingers in cells of Type 2, showing that the line spreads are different for the
contact holes than for the fingers. Assuming 160m of line spread for the contact holes
and 80m for the fingers would be the best manner to match a lithography mask to this
printed pattern.

Figure 39: N fingers, P fingers and contact holes by (a) Lithography (b) Jet printing
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In the process flow of Figure 29, there is a step just before the fourth level
patterning that consisted of conventional RCA clean with an extra 20 seconds HF dip at
the end. This step, shown in gray, was skipped by mistake. The consequences of this
error are discussed in Section 8.2.
Lithographic
Non lithographic
Al sputtering 7500 Å in PE4400, Power 400 W, Ar flow 40 sccm, Pressure 5 mTorr
Lithography Mask 4
Photoresist printing Pattern 4
Aluminum etch in Aluminum Wet Bench
Sintering 450C, 30 minutes, N2: H2 in Bruce Furnace 2
Table 6: Steps for formation of the metal fingers.

Figure 29 shows in gray the steps needed for the screen printing of the metal
fingers. This was considered as an alternative that did not require Physical Vapor
Deposition (PVD). However, this option was not continued due to time constrains. Thus,
a layer of 7500 Å of aluminum was sputtered on all the wafers using a PE4400. An RF
power of 400 W, a pressure of 5mTorr and a flow of argon of 40sccm were used (some
batches were done at 30 sccm). Mask 4 was used on LL wafers whereas Pattern 4 was
used on LD wafers.

Figure 40: (a) Metal fingers. (b) Silvaco Athena simulation.
Images of the metal fingers obtained by lithography and jet printing are shown
side by side in Figure 41. The contact holes on the Type 3 lithography still match the size
of those obtained by jet printing but the difference in the metal fingers width is much
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larger than that observed in Figure 39. This is because the Level 4 pattern is light field
and the metal fingers are lines (as defined in Figure 18), the width of which is increased
instead of reduced by the line spread.

Figure 41: Metal fingers and contact holes by (a) Lithography (b) Jet printing
The tool for thinning, Ecomet grinder, cannot work with 6’’ wafers, thus three
options were considered. First, sending out the wafers. The price for thinning them was
found to be $125 per wafer. Second, purchase a 24’’ diamond grit lapping pad for the
Strasbaugh CMP tool. This had a price of $1500. The third was to cut the 6’’ wafers into
6 cm square sections so that they could be thinned in the Ecomet grinder.

Figure 42: (a) Thinning of wafer (b) Squared pieces ready for thinning
The third option was selected and two wafers, LL5 and LD3 were divided into
squares. The squares were thinned, then tested, then thinned again until they had a
thickness of about 200 m. Most cells ended up destroyed much before that thickness
was accomplished. Results of the electric test of the cells on the thinned squares are
discussed in Section 7.3.
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Protek application using the CEE manual spin coater was done for the rest of the
wafers. However, Protek was later stripped, the wafers electrically tested and further
processing cancelled because of time constraints.

Lithographic

Non lithographic
Thinning wafers by Ecomet grinder
Protek application
Table 7: Steps for having the wafers ready for front processing

Figure 43: Silicon nitride ARC deposition by PECVD
Protek application was intended to protect the back side of the wafer when the
enhancing features shown in gray in Figure 29 were processed in the front side. Texturing
[44-47], front surface field [48] and the ARC passivation layer [49-50] should all be done
if the efficiency of the solar cells is going to be increased. This part of the processing,
described in Figure 43 and Table 8, could be the basis of a thesis for a future Master of
Science student. Even without the antireflective processing described in Figure 43, as
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soon as the metal fingers are patterned on the cells, electrical testing is possible. Results
of these electric tests are discussed in Chapter 7.

Lithographic

Non lithographic
8% NaOH, 2-3 minutes at 75C
2% NaOH, 8.5% IPA, 30 minutes at 80 C, stirred at 350 rpm
HF dip 30 seconds, DI rinse 5 minutes
6% HCl at 60C, DI rinse 5 minutes
Implant phosphorus 40keV 21015 cm-2
AMEP5000, 85 nm, n=1.9 PECVD Si Nx: H
13.56 MHz plasma RF 5W
SiH4 +NH3 NH3 about 15%
substrate temperature 180 C, total pressure 80 Pa
Sintering
Protek stripping
Table 8: Steps for front side anti-reflective processing.

There was an incident involving two printed wafers, LD3 and LD5, which already
had metal fingers on them and were ready for electrical test. By error, they started an
RCA clean that was suspended after five minutes of the first clean, since they were
contaminating the RCA clean bench. The rest of the aluminum was etched in the
Aluminum Etch Bench and they were sputtered again, LD3 the same day and LD5 three
weeks later. These were the only wafers that had some cleaning before sputtering and the
consequences of this are discussed in Section 8.2.

6.2

Packaging
An HP4145 was used for testing the solar cells as diodes in the dark. The HP4145

was also used to test the devices as solar cells with the help of a lamp with 1.6 mW/cm2
of irradiance. Results of these tests are discussed in Section 7.2.
However, for testing the solar cells under the operating irradiance of 1 sun, a solar
simulator like an Oriel 92250A-1000 is needed. An Oriel simulator is intended for the
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testing of conventional solar cells that have one contact in the back and other in the front,
well separated of each other. The interdigitated back contacts of the fabricated cells are
very close and a package is needed to separate and connect them to the simulator.

Figure 44: Bonding of a dummy solar cell to the package.
Such a package was designed by another student, Yixu Wu, as part of his Master
of Engineering internship. For testing the package he used dummy cells patterned on a
copper plate. Figure 44 shows the dummy cell and the package in the process of being
bonded to each other.

Figure 45: Metal columns (a) Top view (b) Real image (c) Side view.
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The bonding process uses an Anisotropic Conductive Adhesive (ACA). ACA
adhesives have metal particles that align themselves if a magnetic field is applied while
the adhesive is cured. The metal columns so formed allow conduction only in the
vertical direction [51]. A visual description of the technique, together with a real image
taken on the package is shown in Figure 45.

6.3

Dimatix pattern for the metal level
Level 4 patterning for the jet printed cells had been planned to be done by screen

printing. Plans were changed and a Dimatix Pattern was entered with fingers of exactly
the same size as those in Level 1 and Level 2 patterns. However, since Level 4 was a
light field pattern, many of the design rules established in Section 5.1 were broken.
In Level 1 and Level 2 the fingers are spaces; from Eq. (20) a space of 680m
skips 16 drop rows, that is, 4 passes. In Level 4 the fingers are lines; from Eq. (19) a line
of 680 m is printed by 18 drop rows, that is 4.5 passes. Similarly, the lines of 1240m
of Level 1 and Level 2 are printed by 32 drop rows, that is, 8 passes. In Level 4, the
spaces of 1240m skip 30 drop rows, which correspond to 7.5 passes. Therefore, in Level
4, there are passes for which some nozzles are active and others are not, which is
different from what was planned.

Figure 46: Lack of design in pitch, line and space for a finger in Level 4 pattern.
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Moreover, the finger widths in Level 1 and Level 2 are reduced by the line spread,
whereas those in Level 4 are increased. The lithography mask for Level 4 did not take
account of line spread at all, thus the jet printed metal fingers were larger than the
lithography fingers by exactly two times the line spread.
In order to get jet printed metal fingers similar to those patterned by lithography,
the finger width should be reduced approximately by the expected total spread. As the
expected total spread is 160m The fingers of 680m should be drawn as having a width
of 520m. However, from Eq. (19) this width would need 14 drop rows or 3.5 passes. In
order to get an integer number of passes, the finger can be drawn with a width of 460m
which can be printed with 12 drop rows or 3 passes, or with a width of 600m, which can
be printed with 16 drop rows of 4 passes. Since the metal fingers must cover the
implanted fingers, the best option is 600m that after the spread will give a width of
760m.

Figure 47: Design of pitch, line and space for a finger in Level 4 pattern.

6.4

Problem with uniformity
The most important difference between the processing of wafers by lithography

and by jet printing is that the photoresist layer of the later is far from uniform. The
photoresist used was not the same, because jet printing has specific viscosity and surface
tension requirements. The LD solar cells were printed with PR 3:1, the same fluid used in
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Section 4.2. The first prints were done with both substrate and nozzles at room
temperature and a drop velocity of 10 m/s. Profilometry was done in a Tencor P2.

Figure 48: Line of 1240 Å, cleaning after one pass (a) Profile (b) Picture
When cleaning is done after one pass, the stripes in Figure 48b can be identified
with passes. The top of the pass spreads over the previous pass as discussed in reference
to Figure 23. The stripes are separated by large peaks as shown in the profile of Figure
48a. There must be as much stripes as the number of passes, plus one. For the line of
1240 Å, printed in 8 passes, there must be 9 peaks. The profile in Figure 48a has the first
and the second peaks fused, thus the largest peak must be counted twice.

Figure 49: Line of 1240 Å, cleaning after four passes. (a) Profile (b) Picture
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When cleaning was done after four passes, the eight passes that are needed to
print a line of 1240 Å would need two cleaning cycles. In Figure 49b, the cleaning cycle
started two passes before the beginning of the line, thus there are two stripes made of two
passes, one in the top and another in the bottom. The only stripe made of four passes is
the center one. Because the position of this line in the whole pattern requires three stripes
instead of two, there are also four large peaks. As before, the top peaks are closer
together and the bottom peaks are farther apart.
The cleaning cycle has the purpose of keeping the functionality of the nozzles but
a secondary effect is that it gives time for the liquid to dry. It is obvious that in Figure 48
each pass dries before the next is printed whereas in Figure 49 all the passes printed
before the cleaning cycle consolidate and behave as a whole. The drying of the liquid
photoresist has a coffee-ring effect that creates the large peaks that surround the stripes.
The coffee ring effect has been observed when many liquids dry and is attributed to the
solute flowing outward because of capillarity action [52].
The accumulation of material in the boundaries, that is, the peaks, leaves the
center of the stripe thinner and this is not desirable if the photoresist is intended to mask
an implantation. The thinnest zone is always the center of the last stripe, 1500 Å in Figure
48 and 1300 Å in Figure 49. It can be seen that the profile in Figure 48 is more uniform
than that in Figure 49, although many valleys still have thickness below the required
4000 Å. At this point, cleaning after one pass was regarded as superior and chosen for
continuing with the investigation.
It was expected that a hard bake at 140 C for 60 seconds would make the
photoresist flow, leveling the peaks and valleys. That was not the case and 60 seconds
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bakes of 160, 180, 200 and 220 C were given one after other in an effort to have any
visible change. Figure 50a shows the profile before the bakes in thick line and the profile
after the bake at 220 C in dotted lines. Although the height of all peaks is reduced, the
minimum thickness of all valleys except one is the same as before.

Figure 50: Improving the thickness (a) 220 C bake (b) Second layer
As part of a different proposed solution, the printing of a second layer was
attempted. It was expected that the extra material would go to fill the valleys on the first
layer. That was not the case and the lower valley stayed almost unaltered. Some of the
other valleys had some improvement, but not much. Most of the material went to make
the peaks even higher. Although the peaks and valleys close to the top and the bottom
stayed in about the same positions, those in the middle did not, as can be seen in Figure
50b. These changes in positions were too large as to be attributed only to horizontal
differences between the position in which the first and the second layer were profiled.
The fact that the material in the second print did not go to fill the valleys was
surprising and called for a closer inspection. In Figure 51, lines formed by (a) two and (b)
four drop rows are shown. These lines can be printed with only one pass and thus any
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effect related to overlapping is eliminated. The continuous plot corresponds to the first
layer and the dashed one to the second layer. Profiles in Figure 51b, printed by four
nozzles like the solar cells patterns, is that which should be obtained if the different
passes did not interact with each other. It is obvious that the peaks are not only caused by
overlapping. The large peaks in the top and bottom borders with the minimum thickness
in the center come from the coffee-ring effect.

Figure 51: Lines printed with only one pass (a) Two drop rows (b) Four drop rows.
It can be seen by comparing Figure 51a and 51b that when more nozzles are used,
the minimum thickness increases. This was not anticipated when designing the patterns
which were intended to be printed by only four nozzles. The use of eight nozzles is an
obvious method of increasing thickness. However, to make such a change at that point
would have broken the regularity of the patterns, making their inspection and
improvement very difficult. The difficulty of keeping eight working nozzles at any time
was also a deterrent to changing the number of nozzles used for printing.
Figure 51 also shows that the new material will not stay in the valleys but will
instead go to the peaks, making them higher. The coffee-ring effect of the second layer is
even more pronounced than that of the first layer and the thickness at the center is not
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increased at all. The slight increment in thickness in some of the valleys in the middle of
the line in Figure 50b must be due purely to overlapping effects. The printing of an
identical second layer is not a solution for the thickness problem at all.

Figure 52: Design of the shifted patterns.
Because of the manner in which the patterns were designed, all the lines are
printed with an integer number of passes and the bottom of any line is a stripe made of
four drop rows. If a pattern is shifted 40m downward, a pass consisting of only one drop
row will be at the bottom of the line as in Figure 53. The print origin must be shifted
40m upward, that is, at 360 m from the alignment mark. If a shift of 80 m is chosen,
a pass consisting of two drop rows will be at the bottom of the line as in Figure 54. The
print origin must be at 400m from the alignment mark for the features to be printed in
the same positions on the wafer.
It can be seen, by comparing the profiles in Figures 53a and 54a to that in Figure
48a (shown also in the background) that when the last pass is made of less than four drop
rows, the line spread is reduced. This is explained by the already discussed fact that the
top of one pass is printed on the bottom of the previous one. The extreme situation is
when the last pass is made of only one drop row, and is thus printed completely on the
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zone already printed by the previous pass. In this manner, this last drop row does not
contribute to the width of the line printed at all.

Figure 53: Pattern shifted 40m downward. (a) Profile (b) Picture.
It can also be seen, by comparing the same profiles, that ending a line with a
complete pass, as the design intended, is not the best for uniformity. The profile in Figure
48a for which the last past is made of four droplines has the valley at the bottom much
wider than the profiles in Figures 53a and 54a, where the last pass is made of one and two
droplines respectively. When the last pass is made of two droplines, that is, half the active
nozzles, the peaks and valleys are much more regularly spaced, as can be seen in Figure
54a. In spite of this, the minimum thickness is not improved in any of the shifted
patterns.

Figure 54: Pattern shifted 80m downward. (a) Profile (b) Picture.
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Printing the more viscous PR 5:1 photoresist mix was seen as an alternative for
increasing the minimum thickness. In order to avoid the clogging of the nozzles, it was
intended to reduce its viscosity by increasing the nozzle temperature to 45 C. However,
the nozzles clogged even more frequently than for the same mix at room temperature.
Changing the drop spacing to 20m was also attempted but printing so much material
formed extremely high peaks, out of the range of the minimum thickness, which could
not be succesfully profiled and checked to see if it had increased in some extent.
Until this point, printings had been done with the substrate at room temperature. It
was found that heating the substrate made the material dry faster, resulting in profiles
similar to those obtained when cleaning after one pass, with as much peaks as passes plus
one. Temperatures of 30, 35, 40, 50 and 60 C were tried. The profiles obtained at
temperatures lower than 40 C were not significantly different from those obtained at
room temperature. Those obtained at temperatures of 40, 50 and 60C were pretty similar
to each other with a reduction found in the thickness of valleys others than the bottom
one, for the larger temperatures. Substrate temperature was thus set at 40 C in any
subsequent test, and cleaning after four passes was chosen for reducing the printing time.

Figure 55: Profile after heating at 40C.
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To find a manner for the peaks of a second layer to fill the valleys of the first
layer was thoroughly explored. It has been determined that printing an identical second
layer was not useful at all, but printing a different second layer was still seen as a
possibility. The two strategies used are shown in Figure 56. The first strategy was to
choose as a second layer a narrower line with the bottom peak in the same position as the
bottom valley of the first layer, as in Figure 56a. The second strategy was for the second
layer to be of the same width but with a shift that made the peak before the last to do the
same, as in Figure 56b.
The first strategy never gave minimum thickness larger than 3000 Å. The second
strategy gave better results, although very close to 4000 Å, and it was used for the
printing of the first level pattern. However, after the phosphorous implant was done, the
damage on the wafer revealed that there were still many zones that were too thin for
being good masks. The problem is that thickness also varies along the passes, in
horizontal direction and a profile taken in one position did not have necessarily the same
minimum thickness than other profile taken in a different position.

Figure 56: Two strategies for peak matching (a) Shorter line (b) Shifted line
The second level pattern needed to be of at least 7000 Å and printing more than
two layers was the method chosen for increasing the thickness. Some layers were narrow
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stripes and others were shifted patterns. The profiles showed that some zones had the
required thickness but others did not. The worst patterns were tried to be repaired,
printing extra layers on them. The poor improvement found in these reparations was
confusing. A test was done by printing four layers, shifted 0, 40, 80 and 120 m one over
the other. It was found that although the top zone was pretty uniform, there was still one
valley and its minimum thickness was even lower than when printing one layer.
Everything points out to the material being rejected from the valleys and attracted
to the peaks and to this effect being proportional to the deepness of the valleys and the
height of the peaks. There is also a suggestion that the already printed material can
participate in this migration but that is contradicted by the evidence that the printed
material does not flow even at 220 C. Horizontal variations can account for seeming
reductions in the thickness of the valleys. The fact is that printing more than one layer of
material is never a good solution for the thickness problem.

Figure 57: Four layers with 0, 40, 80 and 120m shift printed one after another.

Because the printing of many layers was time consuming, when printing the
second level pattern the cleaning cycle was changed for being done after one minute.
This allowed for relating some particularly deep valleys that were found at random in the
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middle of some lines to the movement of the scanning head when going to and coming
from cleaning cycle. As many nonuniformities found previously could have also been
related to this, any cleaning cycle during the printing was eliminated, allowing for only
one before the printing and another after the printing was finalized.
In order to keep the functionality of the nozzles, the drop velocity was increased
to the maximum allowed by the printer, using a voltage of 40 V. Any attempt to match
the velocity of the drops was forgone. Nozzle temperature was set at 35 C, which also
increased the drop velocity. Larger temperatures only dried the fluid in the nozzles
making them clog.

Figure 58: Solving thickness problem by changing drop spacing: drop maps.
A last strategy for solving the thickness problem was tried after the solar cells
were already processed. A drop spacing of 20m was set but the pattern was edited drop
by drop for the effective drop spacing to be 40m at the top. This avoided the formation
of the extremely high peaks that difficulted obtaining a good profile. The same strategy
was repeated by setting a drop spacing of 10 m, as can be seen in Figure 58. The
profiles show that the extra material in the bottom does significantly increase the
minimum thickness, in spite of the coffee-ring effect, as can be seen in Figure 59.
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Figure 59: Solving thickness problem by changing drop spacing: profiles.
As a matter of fact, the profile in Figure 59b would be perfect for implanting both
phosphorous and boron. However, editing the patterns drop by drop would be
cumbersome and time consuming and therefore not a practical solution for low volume
production. A suggestion can be made to Dimatix to add a feature allowing the use of
drops spacings that are multiples of a fixed minimum. This would allow the user to have
an additional variable when dealing with nonuniformity problems.

6.5

Alignment marks
Several problems were found when trying to use the alignment marks as they

were designed. For the controls of the MA150 to be able to find and overlap the
alignment marks, wafer and mask must be positioned close to alignment from the
beginning. This prealignment was very difficult to do because the marks were designed to
be very small and they were not visible by sight.

Figure 60: Alignment marks after metallization.
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In addition, the Level 4 lithography had to be done after a 7500 Å aluminum film
had been sputtered on the wafer. The mark that was intended to be overlapped to the
mark in the Level 4 mask was not visible under the microscope of the MA150. The only
mark visible was that used for the Level 3 lithography, because that mark on the wafer
had been etched together with the contact holes, as can be seen in Figure 60.
A revised set of alignment marks is proposed in Figure 61. All the marks must be
surrounded by a clear square window of about 1 mm. In Level 4 mask in Figure 61d, a
clear rectangle is included in the same position where the rest of the masks have a solid
rectangle. Level 3 mask in Figure 61c has now two marks, one for aligning Level 3 to
Level 2 and the other for being etched with the contact holes and being used later for
aligning Level 4 to Level 3

Figure 61: Proposed design for the alignment marks.
(a) Level 1, surrounded by a 1mm square (b) Level 2, surrounded by a 1mm square (c)
Level 3, surrounded by a 1mm square and the mark for Level 4 is included so the etching
redraws it on the wafer. (d) Level 4, surrounded by a 1mm square and a rectangle similar
to that found in the other levels.
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Chapter 7

Test and evaluation
7.1

Diode tests
After the metal fingers were patterned on the wafers, the cells were tested as

diodes in the dark using a HP4145 Semiconductor Parameter Analyzer in the
Microelectronic Engineering Semiconductor Devices Characterization Laboratory (171515). Although an enclosed test fixture “dark” box was not used, the room lights were
turned off. Curves like that in Figure 6 were obtained.
Four parameters were extracted using the methods described in Section 1.4;
diffusion ideality factor (n1), recombination ideality factor (n2), diffusion reverse
saturation current (I0) and series resistance (R). The electric test simulation of the Silvaco
Athena structure of Figure 40b gave n1 =1.03, n2=1.01, I0=4.2310-14 A. The reverse
saturation current, I0; needs to be transformed into a reverse saturation current density, J0
for allowing comparison between cells of different sizes. Thus, the simulated reverse
saturation current densities for large (2.53 cm2) , medium (1.35 cm2) and small (0.92
cm2) cells are 1.6710-11, 3.1310-11 mA/cm2 and 4.5510-11 mA/cm2, respectively.
As was stated in Section 5.1, the four levels of the mask layouts and the four
patterns in the Dimatix editor were designed to have the same dimensions, in order to
allow significant comparisons between the cells fabricated by photolithography (litho
cells) and the cells fabricated by jet printing (printed cells).
The ideality factors for litho cells are shown in Figure 62. They are, in fact, very
good, n1~1.2 and n2~1.4. For n1 the standard deviation for each wafer and cell size are
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very low and although for n2 the standard deviations are larger, this is due almost only to
variations of the large cells in wafer LL1.

Figure 62: Litho wafers ideality factors (a) Diffusion (n1) (b) Recombination (n2)
Since the values for the reverse saturation current density extend for several
decades, geometric mean and geometric standard deviation were used for this parameter,
which is shown in Figure 63, together with the series resistance for litho wafers. The
reverse saturation current density, J0 ~110-7 mA/cm2 is four orders of magnitude larger
than those obtained in Silvaco simulations with variations extending only half a decade.
Series resistance is very large, for a typical solar cell, R~100  with about other 100 
of standard deviation.

Figure 63: Litho wafers (a) Reverse saturation current density (b) Series resistance
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The ideality factors for printed cells are shown in Figure 64. The ideality
parameters for printed cells are not as good, n1~2 and n2~3 with very large standard
deviations. It can also be seen that smaller cells are better diodes. Judging from the
diffusion ideality factor, of all LD wafers, LD1 is the worst whereas LD5 is the best. The
recombination ideality factor seems to be related to the diffusion ideality factor for all the
wafers except LD3.

Figure 64: Printed wafers (a) First ideality parameter (b) Second ideality parameter
Diffusion reverse saturation current is J0~110-5 mA/cm2. This is two orders of
magnitude larger than for litho cells. Geometric standard deviations extend over two
decades. Again, the smaller the cell, the smaller the reverse saturation current density.
LD1 is also the worst wafer judging from this parameter, but LD5 is not the best
anymore, with reverse current density similar to the rest of the wafers.
Series resistance is the only parameter that is better for printed wafers than for
litho wafers, although still too high for both. Only two printed wafers, LD3 and LD5
have a reasonable R~5 . This is addressed in Section 8.2.
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Figure 65: Printed wafers (a) Reverse saturation current density (b) Series resistance

7.2

Solar cells tests
Solar cell tests were done using the set up shown in Figure 66, where the front of

the cell is facing a halogen lamp with a measured broadband irradiance of 1.6 mW/cm2.
The lamp can be turned on and off and the back of the cell connected to the HP4145 as in
the diode tests. It is important to note that the irradiance used is too low compared to a 1
sun solar simulator thus the measured parameters would not necessarily be the same.

Figure 66: Set up for testing solar cells without dicing the wafer.
Curves like that in Figure 7 were obtained and parameters were extracted using
the procedure described in Section 1.4. Four parameters were extracted directly from the
curves: open circuit voltage, Voc; short circuit current, Isc, and voltage and current at the
maximum power point, Vm and Im. The extracted currents were then transformed into
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current densities Jsc and Jm to allow for comparison between cells of different sizes.
Finally, the derived parameters efficiency  and fill factor FF were calculated from Eqs.
(16) and (17) respectively.
The results for the litho cells were fairly consistent and only those that failed the
diode tests did not behave as solar cells. As for printed cells, there is a continuum
between printed cells that performed as well as litho cells and those that are not solar
cells at all. All cells that could be tested were tested and decisions about how to classify
them into good and bad ones were delayed until after all the data could be compared.

Figure 67: Linear fit of the open circuit voltage of the good cells.
The classification was done using the measured open circuit voltage of the cells. It
is known that the open circuit voltage has a linear relationship to ln(Jsc/Jo) as can be
checked from Eq. (12). All the data available from litho and printed cells were plotted in
Figure 67. Two groups of printed cells can be distinguished: one group that behaves
similar to litho wafers and one group that does not. In order to have a simple rule, all
printed cells with Voc  0.2 V were rejected as “bad cells”.
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Figure 68: (a) Diffusion ideality factor (b) Recombination ideality factor.
Litho versus good printed.
Comparisons of the diode parameters of litho and printed wafers are shown in
Figures 68 and 69, where only “good” printed cells were taken into account. For good
printed cells n1~1.5 and n2~2.5 which are a little better than the values reported
previously. The standard deviations are also smaller. As expected, better diodes give
better solar cells.

Figure 69: (a) Reverse saturation current density (b) Series resistance.
Litho versus good printed
The reverse saturation current density of the good printed cells is not significantly
better than for all the printed cells. The same is true for series resistance. As the devices
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were screened based on their closeness to the diode ideal behavior, not based on reverse
saturation current or series resistance, a different result would be unexpected.

Figure 70: Voltage (a) and current (b) at the maximum power point.
Although Eq. (14), the formula used for calculating the voltage at the maximum
power point Vm is complex, Figure 70a suggests a linear relationship between Vm and
ln  J sc / J 0  , at least for the cells regarded as good. As for the current at the maximum

power point, it seems that it has a correlation of 0.95 to the short circuit current as can be
seen in Figure 70b. The fit is remarkably good and even the bad cells are very close to the
values of the fit.

Figure 71: (a) Power at the maximum power point (b) Efficiency
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From the results shown in Figure 70, the power at the maximum power point must
have a linear relationship with J sc ln  J sc / J 0  . It can be seen from Eq. (16) that
efficiency must also have a similar relationship. Both are shown together in Figure 71a.
The formula for the filling factor, FF, is in Eq. (17). Because the current density
at the maximum power point Jm is correlated to the short circuit current density Jsc, FF
must be dependent on ln  J sc / J 0  . A linear fit is shown in Figure 71b.

7.3

Thinning
Two wafers, one litho (LL5) and one printed (LD3) were thinned and the data

gathered were used to extract the minority carrier diffusion length.

Figure 72: Minority carrier diffusion length extraction
The curves in Figure 72 can be approximated by

J sc 0 exp  x / 341 and

J sc 0 exp  x / 330  and therefore, the minority carrier diffusion length can be approximated

as LD~300 m. The current density for zero thickness is 0.156 mA/cm2 for litho wafers
and 0.069 mA/cm2 for printed wafers. The similar diffusion length for both types of cells
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indicates that the different short circuit currents can only differ because the reflectivity of
the front surface or because the surface recombination in the back.
The front of the wafer was not processed and may be assumed uniform. It could
be accountable for variations from cell to cell on the same wafer but it should not have an
effect once the parameters are averaged. All the processing was done in the back of the
wafer and this was different between litho and printed wafers and between different
batches. It is reasonable to think that the short circuits variations are due to the processing
in the back.

7.4

Sheet resistance

Figure 73: Small resistors on litho wafers (a) Long (b) Short
Mask layouts for litho wafers had small devices on them. A long and a short
resistor were used to measure the sheet resistance of each diffusion type n+ and p+. The
contacts in these resistors are equivalent to 0.35 squares [53] thus, from their dimensions
they have 14.03 and 7.37 squares respectively. Each wafer has three long resistors formed
by the phosphorous implant and three more formed by the boron implant. The same is
true for short resistors. Since one wafer was destroyed during thinning, there had to be
eighteen phosphorous resistors and eighteen boron resistors.
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Sheet resistance
Silvaco simulations
Resistors on litho wafers
Phosphorous
111.79 /
45 /
Boron
81.12 / .
188 / .
Table 9: Sheet resistances for phosphorous and boron diffusions

However, most of the curves obtained were not those expected from a resistor.
Many phosphorous resistors gave rectifying curves that can only be attributed to the
formation of Schottky diodes. There were only one long phosphorous resistor and four
long and three short boron resistors. The mean measured sheet resistances are shown in
Table 9, together with those obtained by the Silvaco simulation. The simulation
overestimates the sheet resistance of the phosphorous implant for a factor of two and
underestimates that of the boron implant for the same factor. Both simulated sheet
resistances are in the same order of magnitude whereas for the measured sheet
resistances, that for the boron implant is four times larger than that for the phosphorous
implant.
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Chapter 8

Discussion
8.1

Diode behavior differences between litho and printed wafers
Throughout this work, it was assumed that the biggest concern was keeping the

thickness of the photoresist above the minimum necessary for implant masking. The
much better behavior of the litho wafers is apparent and must be explained. In the process
flow of Figure 29, the only difference between litho and printed wafers is that the
photoresist is jet printed instead of spin-coated and patterned by lithography. It was easy
to jump to the conclusion that the thin photoresist was the cause of the dramatic
differences in the ideality factors of litho and printed wafers observed in Figure 68.

Figure 74: Silvaco Athena defect simulations.
(a) First layer, center of the window (b) First layer, center of the separation (c) Second
layer, center of the windows (d) Second layer, center of the separation.
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In order to test this hypothesis, Silvaco Athena simulations were run for four
cases: (a) A defect in the first level photoresist layer, just in the center of the window of
the second layer (b) A defect in the first level photoresist layer, just in the center of the
zone that separates the fingers. (c) A defect in the second level photoresist layer, just in
the center of the windows of the first layer (d) A defect in the second level photoresist
layer, just in the center of the zone that separates the fingers. Then, Silvaco Atlas
simulations were run in order to obtain the diode characteristic curve of the four
structures.
n1
n2
I01
R
1.07 7.08 E-15 46
Reference 1.11
1.11
1.07 6.88 E-15 51
(a)
1.12
1.07 7.03 E-15 42
(b)
1.11
1.07 7.07 E-15 51
(c)
1.12
1.07 9.12 E-15 43
(d)
Table 10: Diode parameters of the simulations of the structures of Figure 74

The defect was 10/32 of the width of the window, which was enough for having
caused an effect in the diode behavior. However, no effect was observed and this
indicates that the random thinning of photoresist on the printed layer is not as critical as it
had been thought.
Actually, there were more differences in the processing of both types of wafers,
which are not registered in the planned flow of Figure 29. The Dimatix printer is not in
the clean room, thus the printed wafers are exposed to more contamination. In addition,
the jet printing process is not particularly clean and sometimes drops material in zones
not intended to be printed, or drags contamination over the wafer.

Moreover, the

multiple attempts at printing extended the time that the wafers were exposed to this
environment. Since the jet printing is not a process as established in industry as
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lithography, unexpected circumstances are found more frequently, which leads to over
handling of the wafers, exposing them even more to further contamination or even
damage. Most probably, it was the damage by mechanical abrasion shown in the
rectangle inside Figure 34b the major cause for the printed wafers to be worse diodes
than the litho wafers.
In view of the results shown in Figure 74 and Table 10, the recommendation is
printing the patterns as fast as possible and only once. At least in this stage, minimizing
handling and contamination of the wafer is more important than worrying about the
thickness of the photoresist layer.

8.2

Series resistance
Figure 69b shows a comparison between the series resistance of litho and printed

wafers. Series resistance is the only parameter that is better for printed cells than for litho
cells, although it is still too high for most printed cells. Since this problem appears both in
litho and printed wafers it cannot be related to the patterning process.
As mentioned in Section 6.1, a step consisting of a conventional RCA clean with
an extra 20 seconds HF dip was skipped by error. Since this step was intended to improve
the contact of silicon to metal, it is a probable cause of the high series resistance found in
almost all the wafers.
The diode behavior found in the phosphorous resistors on the litho wafers
supports this explanation. These resistors only have two contacts and if one of them it is
not good, the resistor will not be functional. However, the solar cells have many contacts
and if some contacts are good and some contacts are not, there will still behave as solar
cells, although with much more series resistance than intended.
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If the contacts are bad because of the native oxide that was not removed by the
skipped step, it would have been useful to sinter the bad wafers again for more time to
see if their series resistance improves. However, there is also evidence that the problem
can also be due to the contamination that was not eliminated by the missed RCA clean
step. As can be seen in Figure 65b, the only two wafers that have fairly small series
resistances are LD3 and LD5, the same two which had some cleaning before sputtering,
because of the incident recounted in Section 6.1. In addition, although the average
resistance of these two wafers is similar, the resistance standard deviation is lower for
LD3 that was sputtered immediately after cleaned than for LD5 that was sputtered three
weeks later.

8.3

Suggestions for future processing
In spite of the errors made in this process, many functional devices were obtained.

In addition to not skipping the RCA clean with an additional 20 seconds HF dip before
sputtering shown in gray in the process flow of Figure 29, some guidelines should be
followed for printing with the formulation known as PR 3:1.
Substrate should be heated to 40C because this gives more uniformity than when
printing at room temperature. Nozzles should be heated to 35C because this avoids
clogging, but not to higher temperatures because they make them to clog even more
frequently than at room temperature. Second layers should never be printed, since they do
not really increase the thickness of photoresist and only expose the wafer to more
contamination. The Dimatix feature that allows the printing of rows of cells at the same
time, must be used in order to reduce the printing time and its associated problems. If a
pattern is bad printed, it is better to clean the wafer and start again that attempt reparation.
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In order to make solar cells by jet printing more similar to those fabricated by
lithography, the focus should be on minimizing handling of the wafer. If this is
accomplished, results should be better than in this work. If problems related to the
thinned regions in the photoresist do show up, they can be faced later.

8.4

Conclusion

Interdigitated back contact solar cells were fabricated by a process in which patterned
photoresist was jet printed directly on the wafer instead of by lithography. The patterned
photoresist was used as a barrier for phosphorous and boron implantation as well as for
contacts and metal etching. Control solar cells were fabricated by lithography in order to
compare the performance of each patterning method. Structures obtained by jet printing
were very similar to those obtained by lithography. It is believed that with appropriate
manufacturing development this technology will be shown to be feasible for lower-cost
high volume production of solar cells.
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